

(An ISO 3297: 2007 Certified Organization) Website: <u>www.ijirset.com</u> Vol. 6, Issue 7, July 2017

Preventing of Faults in Firstinput Firstouptput Buffers of Routers during Field Operation of NOC

V Venkata Siva Mouli

M.Tech Scholar (VLSI), Dept. of ECE, JNTUACE, Ananthapuramu, India

ABSTRACT: The on-line transparent test technique for detection of latent hard faults which develop in first input first output buffers of routers in the course of area operation of NoC and additionally suggest fault tolerant answer by introducing implementation of the proposed check set of rules has been included into the router-channel interface and on line check has been executed with synthetic self-comparable data traffic. A prototype implementation of the proposed check set of rules has been included into the router-channel interface and on line test has been achieved with artificial self-comparable data traffic. The performance of the NoC after addition of the check circuit has been investigated in terms of throughput while the place overhead has been studied by using synthesizing the test hardware. In addition, an online test technique for the routing common sense has been proposed which considers making use of the header flits of the data traffic movement in transporting the test patterns.

KEYWORDS: Fault, NOC, Router, Shared queues.

I. INTRODUCTION

Chip integration has reached a stage where a complete device may be placed in a single chip. When we are saying whole system, we suggest all of the required substances that make up a specialised form of software on a single silicon substrate. This integration has been made possible because of the fast traits in the discipline of VLSI designs. This is in most cases used in embedded structures. Thus, in simple phrases a SoC may be defined as "an IC, designed by stitching together multiple stand-alone VLSI designs to provide full functionality for an application." A NoC is perceived as a set of computational, storage and I/O resources on-chip which are connected with every other through a community of routers or switches in preference to being connected with point to point wires. These sources speak with every other the use of statistics packets which might be routed thru the network within the same manner as is completed in conventional networks. It is apparent from the definition that we need to appoint incredibly state-of-the-art and researched methodologies from conventional computer networks and implement them on chip. We have to discover the motivating elements which might be compelling the researchers and designers to move towards the adoption of NoC architectures for future SoCs. The region of NoC continues to be in its infancy, that is one of the motives why there are various names for the same component; some name it on-chip networks, some networks on silicon, but the general public has the same opinion upon "Networks on Chips" (NoCs). However, we will be the usage of these terminologies interchangeably all through our tutorial.NOC is Integrating various processors and on chip memories right into a unmarried chip .Faults arise in NOC

- Permanent faults
- Transient fault



(An ISO 3297: 2007 Certified Organization) Website: <u>www.ijirset.com</u> Vol. 6, Issue 7, July 2017



Fig:1. NoC Architecture

II. RELATED WORK

As fault tolerance in NoC layout has won importance amongst research community, a number of papers have been published covering extraordinary aspects of fault tolerance, inclusive of failure mechanisms, fault modeling, diagnosis, and so on. A specified survey summarizing the research work in these papers has been supplied. Over the years, researchers have proposed some of Design-For-Testability (DFT) strategies for NoC infrastructure checking out (testing routers as well as NoC interconnect) and for NoC primarily based core checking out. Built-in self take a look at (BIST)-based totally strategies have also been used for trying out routers in addition to NoC interconnect. A latest paper on NoC and router testing offers a precise of the DFT strategies hired for trying out NoC interconnects and routers mainly. In addition to novel test architectures, fault tolerant routing algorithms have additionally been proposed.

FIFO buffers in NoC infrastructure are big in variety and unfold all around the chip. Accordingly, possibility of faults is substantially better for the buffers compared with different additives of the router. Both on line and offline check strategies had been proposed for check of FIFO buffers in NoC. The thought is an offline take a look at method (suitable for the detection of manufacturing fault in FIFO buffers) that proposes a shared BIST controller for FIFO buffers. Online take a look at strategies for the detection of faults in FIFO buffers of NoC routers were proposed. However, the approach considers well known cellular-primarily based FIFO buffers, at the same time as we bear in mind SRAM-primarily based FIFO designs. Thus, faults considered in this brief are distinctive from the ones focused.

III. PROPOSED TRANSPARENT TEST GENERATION

The faults considered in this brief, if implemented for SRAMs or DRAMs, may be detected the usage of preferred March assessments. However, if the equal set of faults are considered for SRAM-type FIFOs, March check cannot be used directly because of the cope with restrict in SRAM-kind FIFOs stated in and therefore we were motivated to choose unmarried-order deal with MATS++ test (SOA-MATS++) for the detection of faults considered in this brief. The phrase orientated SOA-MATS++ test is represented as _ (wa); \uparrow (ra,wb); \downarrow (rb,wa); _ (ra) where, a is the statistics historical past and b is the supplement of the statistics history. \uparrow and \downarrow are increasing and reducing addressing order of reminiscence, respectively. _ method memory addressing may be growing or reducing. Application of SOA-MATS++ take a look at to the FIFO entails writing patterns into the FIFO reminiscence and analyzing them lower back. As a result, the memory contents are destroyed. However, online reminiscence test strategies require the recovery of the reminiscence contents after take a look at. Thus, researchers have changed the March exams to obvious March take a look at so that tests may be carried out without the requirement of outside information background and the reminiscence contents can be restored after check. We have consequently converted the SOA-MATS++ test to transparent SOA MATS++ take a look at generated is represented as \uparrow (rx,w⁻ x, r⁻ x,wx, rx).



(An ISO 3297: 2007 Certified Organization)

Website: <u>www.ijirset.com</u>

Vol. 6, Issue 7, July 2017

The obvious SOA-MATS++ set of rules is intended for test of caught-at fault, temporary fault, and study caught-at fault, transition fault, and examine disturb fault tests developed for the duration of field operation of FIFO memories. The fault insurance of the set of rules is proven in Fig. 2. In both the figures, the word size of FIFO reminiscence is assumed to be of 4 bits. As shown in Fig. 2, count on the statistics word present in lut be 1010. The check cycles start with the invert section (reminiscence deal with pointer j with 0 value) all through which the content material of place addressed is read into temp and then sponsored up in the authentic. The statistics written back to SOA-MATS++ checkLut is the supplement of content material of temp. Thus, on the cease of the cycle, the statistics present in temp and authentic is 1010, while lut contains 0101. Assume a caught-at-1 fault on the maximum enormous bit (MSB) position of the word saved in lut.

Thus, in preference to storing 0101, it truly shops 1101 and as a result, the stuck-at-fault at the MSB gets excited. During the second iteration of j, when lut is readdressed, the facts read into temp is 1101. At this factor, the records present in temp andoriginal are compared (bitwise XOR ed). An all 1's sample is anticipated as result. Any zero in the pattern could imply a caught-at fault at that bit role.



Fig:2. Fault detection during invert phase and restore phase of the transparent SOA-MATS++ test.

IV. IMPLEMENTATION OF THE TEST ON FIFO BUFFERS OF NOC ROUTERS

In this segment, we present the approach used for implementing the proposed transparent SOA-MATS++ take a look at on a mesh-type NoC. Data packets are divided into glide manage systems (flits) and are transmitted in pipeline manner.

The flit movement in a mesh-kind NoC infrastructure considered for this work is assumed to require buffering best at the input channels of routers. Thus, for a information traffic motion from one core to every other, the net check is executed most effective on the enter channel FIFO buffers, which lie along the path. The buffers operate in modes, the ordinary mode and the test mode. The FIFO buffers are allowed to be operative in everyday mode for enough quantity of time before starting up their take a look at technique. This put off in take a look at initiation offers sufficient time for run-time intermit-tent faults evolved in FIFO buffers to convert into everlasting faults. The check procedure of a targeted FIFO buffer is initiated by means of a counter, which switches the FIFO buffer from regular mode to test mode. The switching of FIFO buffers from ordinary mode to check mode occurs after a positive time period with out being concerned approximately the present nation of the FIFO buffer. It can be argued that on the on the spot of switching, the buffer won't be full, and as a end result not all locations would be tested at some point of the



(An ISO 3297: 2007 Certified Organization)

Website: <u>www.ijirset.com</u>

Vol. 6, Issue 7, July 2017

check cycle. . However, test initiation after the buffer gets complete would motive the subsequent problems. First, wait for the buffer to get complete could unnecessarily put off the check initiation manner and could permit faults to get accumulated. Second, test of the whole buffer could prolong the check time and might affect the normal mode of operation.

V. RESULTS



Fig 3; Simulation Results



Fig 4: Test diagram for FIFO Buffers of Noc Routers



Fig 5: RTL diagram for FIFO Buffers of Noc Routers



(An ISO 3297: 2007 Certified Organization)

Website: www.ijirset.com

Vol. 6, Issue 7, July 2017

IV. CONCLUSION

From this paper we can proposed transparent SOA-MATS++ test generation algorithm that can detect run-time, permanent faults developed in SRAM-based FIFO memories. The proposed transparent test is utilized to perform online and periodic test of FIFO memory present within the routers of the NoC. Periodic testing of buffers prevents accumulation of faults and also allows test of each location of the buffer. Simulation results show that periodic testing of FIFO buffers do not have much effect on the overall throughput of the NoC except when buffers are tested too frequently.We have also proposed an online test technique for the routing logic that is performed simultaneously with the test of buffers and involves utilization of the unused fields of the header flits of the incoming data packetsfor test pattern encoding. As future work, we would like to modify the proposed FIFO testing technique that will allow incoming data packets to the router under test without interrupting the test.

REFERENCES

- [1] W. J. Dally and B. Towles, "Route packets, not wires: On-chip inter-connection networks," in Proc. 38th Annu. Design Autom. Conf., 2001, pp. 684–689.
- [2] A. Bondavalli, S. Chiaradonna, F. Di Giandomenico, and F. Grandoni, "Threshold-based mechanisms to discriminate transient from intermittent faults," IEEE Trans. Comput., vol. 49, no. 3, pp. 230-245, Mar. 2000.
- [3] M. Radetzki, C. Feng, X. Zhao, and A. Jantsch, "Methods for fault tolerance in networks-on-chip," ACM Comput. Surv., vol. 46, no. 1, pp. 1-38, Jul. 2013, Art. ID 8.
- qq. S. Ghosh and K. Roy, "Parameter variation tolerance and error resiliency: New design paradigm for the nanoscale era," Proc. IEEE, vol. 98, no. 10, 1718-1751, Oct. 2010.
- [4] S. Borri, M. Hage-Hassan, L. Dilillo, P. Girard, S. Pravossoudovitch, and A. Virazel, "Analysis of dynamic faults in embedded-SRAMs:
- Implications for memory test," J. Electron. Test., vol. 21, no. 2,pp. 169-179, Apr. 2005.
- [6] M. Bushnell and V. Agrawal, Essentials of Electronic Testing forDigital, Memory and Mixed-Signal VLSI Circuits (Frontiers in ElectronicTesting). New York, NY, USA: Springer-Verlag, 2000.
- [7] D. Xiang and Y. Zhang, "Cost-effective power-aware core testing in NoCs based on a new unicast-based multicast scheme," IEEETrans. Comput.-Aided Design Integr. Circuits Syst., vol. 30, no. 1,pp. 135–147, Jan. 2011.
 [8] K. Petersen and J. Oberg, "Toward a scalable test methodology for 2D-mesh network-on-chips," in Proc. Design, Autom., Test Eur.
- Conf.Exhibit., Apr. 2007, pp. 1-6.
- [9] D. Xiang, "A cost-effective scheme for network-on-chip router and interconnect testing," in Proc. 22nd Asian Test Symp. (ATS), Nov. 2013, pp. 207-212.
- [10] M. Ebrahimi, M. Daneshtalab, J. Plosila, and H. Tenhunen, "Minimal-path fault-tolerant approach using connection-retaining struc-ture in networks-on-chip," in Proc. 7th IEEE/ACM Int. Symp. Netw.Chip (NoCS), Apr. 2013, pp. 1-8
- pp. C. Grecu, P. Pande, B. Wang, A. Ivanov, and R. Saleh, "Methodologies and algorithms for testing switch-based NoC interconnects," in Proc.20th IEEE Int. Symp. Defect Fault Tolerance VLSI Syst., Oct. 2005,238-246.
- [11] M. R. Kakoee, V. Bertacco, and L. Benini, "A distributed and topology-agnostic approach for on-line NoCtesting," in Proc. 5th ACM/IEEE Int.Symp. Netw. Chip, May 2011, pp. 113-120.
- [12] S. Barbagalloet al., "A parametric design of a built-in self-test FIFO embedded memory," in Proc. IEEE Int. Symp. Defect Fault ToleranceVLSI Syst., Nov. 1996, pp. 221-229.
- [13] A. J. van de Goor and Y. Zorian, "Functional tests for arbitration SRAM-type FIFOs," in Proc. 1st Asian Test Symp. (ATS), Nov. 1992, pp. 96-101.
- [14] M. Nicolaidis, "Theory of transparent BIST for RAMs," IEEE Trans.Comput., vol. 45, no. 10, pp. 1141–1156, Oct. 1996.S. Kundu, J. Soumya, and S. Chattopadhyay, "Design and eval-

BIOGRAPHY



V.Venkata Siva Mouli, M.Tech., IEI is working as Lecturer, Department of ECE in JNTUA College Anantapur. Completed graduation in Electronics and Communications, currently doing research in VLSI stream and have 4 years of experience in teaching field.